Uploads by Wikiadmin
Jump to navigation
Jump to search
This special page shows all uploaded files.
| Date | Name | Thumbnail | Size | Description | Versions |
|---|---|---|---|---|---|
| 13:38, 8 August 2022 | Logo RegularFill.jpg (file) |  |
129 KB | 1 | |
| 14:20, 8 August 2022 | LogoDarkonLight.png (file) |  |
139 KB | 1 | |
| 14:26, 8 August 2022 | ToriOnlyFill.png (file) |  |
46 KB | 1 | |
| 23:36, 1 January 2024 | Lawn-Tennis-Vertical-Sync.png (file) |  |
996 KB | The vertical sync circuit is the same configuration as the horizontal sync system, except the drive pulse is the HRESET pulse, not the master clock or CLK. During counting after 256 counts this sets pin 5 (the 256V connection) of D9 high, then after another 1 + 4 = 261 counts to satisfy the inputs of the 7410 NAND gate D8, the output of D8 falls low. Then on the 262nd HRESET pulse the counters are reset. The division of the horizontal rate is therefore is 262. HRESET has a frequency of 15,7... | 1 |
