https://wiki.hackerdojo.com/index.php?action=history&feed=atom&title=File%3ALawn-Tennis-Vertical-Sync.png 2026-04-20T12:31:26Z Revision history for this page on the wiki MediaWiki 1.38.2 https://wiki.hackerdojo.com/index.php?title=File:Lawn-Tennis-Vertical-Sync.png&diff=122&oldid=prev 2024-01-02T07:39:13Z

<p>attribution -&gt; Dr. Hugo</p> <table style="background-color: #fff; color: #202122;" data-mw="interface"> <col class="diff-marker" /> <col class="diff-content" /> <col class="diff-marker" /> <col class="diff-content" /> <tr class="diff-title" lang="en"> <td colspan="2" style="background-color: #fff; color: #202122; text-align: center;">← Older revision</td> <td colspan="2" style="background-color: #fff; color: #202122; text-align: center;">Revision as of 00:39, 2 January 2024</td> </tr><tr><td colspan="2" class="diff-lineno" id="mw-diff-left-l14">Line 14:</td> <td colspan="2" class="diff-lineno">Line 14:</td></tr> <tr><td class="diff-marker"></td><td style="background-color: #f8f9fa; color: #202122; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #eaecf0; vertical-align: top; white-space: pre-wrap;"><div>The horizontal and vertical sync pulses are mixed together by the XOR</div></td><td class="diff-marker"></td><td style="background-color: #f8f9fa; color: #202122; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #eaecf0; vertical-align: top; white-space: pre-wrap;"><div>The horizontal and vertical sync pulses are mixed together by the XOR</div></td></tr> <tr><td class="diff-marker"></td><td style="background-color: #f8f9fa; color: #202122; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #eaecf0; vertical-align: top; white-space: pre-wrap;"><div>gate A4 to become (not)composite sync.</div></td><td class="diff-marker"></td><td style="background-color: #f8f9fa; color: #202122; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #eaecf0; vertical-align: top; white-space: pre-wrap;"><div>gate A4 to become (not)composite sync.</div></td></tr> <tr><td colspan="2" class="diff-side-deleted"></td><td class="diff-marker" data-marker="+"></td><td style="color: #202122; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #a3d3ff; vertical-align: top; white-space: pre-wrap;"><div><ins style="font-weight: bold; text-decoration: none;"></ins></div></td></tr> <tr><td colspan="2" class="diff-side-deleted"></td><td class="diff-marker" data-marker="+"></td><td style="color: #202122; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #a3d3ff; vertical-align: top; white-space: pre-wrap;"><div><ins style="font-weight: bold; text-decoration: none;">Dr. Hugo R. Holden.</ins></div></td></tr> <tr><td colspan="2" class="diff-side-deleted"></td><td class="diff-marker" data-marker="+"></td><td style="color: #202122; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #a3d3ff; vertical-align: top; white-space: pre-wrap;"><div><ins style="font-weight: bold; text-decoration: none;">UPDATED Jan 2013.</ins></div></td></tr> </table>

Wikiadmin https://wiki.hackerdojo.com/index.php?title=File:Lawn-Tennis-Vertical-Sync.png&diff=121&oldid=prev 2024-01-02T07:36:25Z

<p>The vertical sync circuit is the same configuration as the horizontal sync system, except the drive pulse is the HRESET pulse, not the master clock or CLK. During counting after 256 counts this sets pin 5 (the 256V connection) of D9 high, then after another 1 + 4 = 261 counts to satisfy the inputs of the 7410 NAND gate D8, the output of D8 falls low. Then on the 262nd HRESET pulse the counters are reset. The division of the horizontal rate is therefore is 262. HRESET has a frequency of 15,7...</p> <p><b>New page</b></p><div>== Summary ==<br /> The vertical sync circuit is the same configuration as the horizontal sync<br /> system, except the drive pulse is the HRESET pulse, not the master<br /> clock or CLK.<br /> <br /> During counting after 256 counts this sets pin 5 (the 256V connection)<br /> of D9 high, then after another 1 + 4 = 261 counts to satisfy the inputs of<br /> the 7410 NAND gate D8, the output of D8 falls low. Then on the 262nd<br /> HRESET pulse the counters are reset.<br /> <br /> The division of the horizontal rate is therefore is 262. HRESET has a<br /> frequency of 15,731 Hz, so VRESET has a frequency of 15731/262 =<br /> 60.04 Hz which is the Field frequency for the monitor or very close to it.<br /> The horizontal and vertical sync pulses are mixed together by the XOR<br /> gate A4 to become (not)composite sync.</div>

Wikiadmin